22

1 <u>CLAIMS</u>

WO 2005/031977

2

6

3 1. A circuit arrangement for deriving phase

4 conjugation information from a main input signal

of a given frequency comprising:

an input receiving a reference input signal;

PCT/GB2004/004045

7 and

a phase locked loop (PLL) circuit comprising

9 an oscillator having a main output signal, an

input receiving a PLL input signal, an input

11 receiving a feedback signal from the oscillator

12 and a phase detecting means,

wherein the phase detection means detects any

14 phase difference between the PLL input signal

and the feedback signal and provides a phase

16 control signal to the oscillator.

17

18 2. A circuit as claimed in claim 1, wherein a first

19 heterodyne mixer mixes the main input signal and

20 the main output signal to provide the feedback

signal and the PLL input signal is the reference

22 input signal.

23

24 3. A circuit as claimed in claim 2, wherein the

25 feedback signal is the up-converted mixing

26 product of the first heterodyne mixer.

27

28 4. A circuit as claimed in claim 3, wherein the

frequency of the reference input signal is

30 scaled to match the frequency of the feedback

31 signal.

32

PCT/GB2004/004045

WO 2005/031977

30

31

32

23 A circuit as claimed in any preceding claim, 1 wherein the feedback signal is scaled. 2 3 A circuit as claimed in any preceding claim, 4 wherein the phase detection means is a digital 5 6 phase detector. 7 A circuit as claimed in any of claims 1 to 5, 7. 8 wherein the phase detection means also detects 9 any phase difference between an input receiving 10 the main output signal and an input receiving 11 the reference signal thereby creating a further 12 13 phase locked loop. 14 15 A circuit as claimed in claim 7, wherein the 8. phase detection means comprises: 16 a first phase detector which detects any phase 17 difference between an input receiving the 18 reference input signal and an input receiving 19 the feedback signal; 20 a second phase detector which detects any 21 phase difference between an input receiving the 22 reference input signal and an input receiving 23 the main output signal; 24 an integrator integrating the first phase 25 detector output; 26 an oscillator heterodyne mixer for mixing the 27 integrator output and the second phase detector 28 output; 29

wherein the oscillator mixer output is the

signal for the oscillator.

phase detection means output providing a control

mixer;

24

PCT/GB2004/004045

1
T

10

11

12

13

14

15

16

17

18

WO 2005/031977

A circuit as claimed in any of claims 1 to 5, 2 wherein the phase detection means comprises: 3 a first phase detection heterodyne mixer 4 mixing an input receiving the reference input 5 6 signal and an input receiving the feedback 7 signal and having a first phase detection mixer output wherein the first mixer output is the 8 down-converted mixing product of the first 9

a second phase detection heterodyne mixer mixing an input receiving the reference input signal and an input receiving the first phase detection mixer output and having a second phase detection mixer output wherein the second phase detection mixer output is the down-converted mixing product of the second phase detection mixer and the phase detection means output providing a control signal for the oscillator.

20

19

10. A circuit as claimed in claim 1, wherein a 21 feedback heterodyne mixer mixes an input 22 receiving the main output signal and an input 23 receiving the reference input signal, the 24 feedback signal is the down-converted mixing 25 product of the feedback heterodyne mixer and the 26 PLL input signal is the main input signal, the 27 feedback signal being proportional to the main 28 input signal. 29

30

31 11. A circuit as claimed in claim 10, wherein the 32 main input signal is scaled by a first divider, •

WO 2005/031977

25

PCT/GB2004/004045

1	the main output signal is scaled by a second
2	divider and the feedback signal scaled by a
3	third divider, the first divider having a
4	scaling value equal to the product of the second
5	and third divider scaling values.
6	
7	12. A circuit as claimed in claim 1, wherein an input
8	heterodyne mixer mixes the main input signal and
9	the reference input signal, the PLL input signal
LO	is the down-converted mixing product of the
1	input heterodyne mixer and the feedback signal
L2	is the main output signal, the main input signal
L3	and the main output signal having substantially
L <b>4</b>	equal frequencies.
15	
16	13. A circuit as claimed in claim 12, wherein a first
17	divider scales the main input signal, a second
18	divider scales the main output signal, the first
19	divider having a scaling value equal to the
20	second divider scaling value.
21	•
22	14. A circuit as claimed in any preceding claim,
23	wherein the oscillator is a voltage controlled
24	oscillator (VCO).
25	
26	15. A method of deriving phase conjugation
27	information from an input signal, the method
28	comprising detecting phase difference in a phase
29	locked loop (PLL) circuit between a feedback
30	signal having a first frequency and a PLL input
31	signal of a second frequency which is
32	proportional to the first frequency.